Abstract-Grid-connected renewables are increasingly developed in recent years, e.g. wind turbine systems and photovoltaic systems. Synchronization of the injected current with the grid is mandatory. However, grid disturbances like voltage sags, harmonics, and frequency deviations may occur during operation, becoming inevitable challenges to the synchronization of the grid-connected renewable energy systems. In order to ensure the quality of the power generation from the renewables, robust and reliable synchronization methods are in demand. Among the prior-art solutions, Phase Locked Loop (PLL) based synchronization methods have gained much popularity in grid-connected applications. However, an appropriate selection and thus a proper design of the selected PLL synchronization remain of interest in practice, especially for single-phase systems. Therefore, in this paper, a benchmarking of the main PLL synchronization methods for single-phase grid-connected inverter systems in terms of accuracy, dynamic response, harmonic immunity, etc., has been conducted. Experiments on a 1-kW single-phase gridconnected system, suffering from different grid disturbances, are performed for the benchmarking. The experimental results have verified the discussions.
I. INTRODUCTION
Power electronics technology has enabled an increasing integration of renewable energy into the grid [1] - [3] , e.g. wind turbine and photovoltaic systems. However, due to the intermittency of renewable energy, it has also brought harmonic challenges to the grid [4] - [6] , as a fluctuating power is continuously injected to the grid. Since the inner current controller of a typical two-cascaded control system [1] , [4] is responsible for shaping the current (e.g., power quality issues) in such applications, efforts have to be devoted to the control of the feed-in grid current, which has to be synchronized with the grid voltage using a synchronization system. Fig. 1 demonstrates the significance of synchronization in the entire control of a single-phase system. As it can be seen in Fig. 1 importance, and it is used at different levels of the entire control system, e.g. for a reference frame transformation (the αβ-stationary frame → the dq-rotating frame).
In the literature, a vast of synchronization methods have been reported [4] , [7] - [17] , [29] . These prior-art synchronization methods can be categorized into a) mathematical analysis methods (e.g., grid synchronization based on the Discrete Fourier Transform -DFT) [16] , [18] - [20] and b) Phase Locked Loop (PLL) based synchronization techniques. The first category are based on signal processing techniques, e.g. the DFT and Hilbert transform analysis, which are commonly implemented in a digital controller, and thus has a strict requirement of the sampling rate [4] , [8] , [21] . In contrast, a PLL synchronization method is a closed-loop system, which is widely used in the gridconnected systems [4] , [12] . However, for single-phase applications, where only the grid voltage v g is measured, it requires more dedications to the synchronization.
Advanced control strategies can thus be applied to an inverter system, while its performance significantly relies on the dynamics of the synchronization, as shown in Fig.  1 . Both the mathematical analysis and the PLL based synchronization are able to provide accurate and fast information for the control in the case of a normal grid condition [8] , [14] , [18] . However, the grid voltage cannot always be maintained as "constant" in terms of amplitude, frequency, and phase, due to multiple eventualities like continuous connection and disconnection of loads and fault to ground [22] , [23] . Together with the harmonics in the grid voltage (e.g., due to non-linear loads), a big obstacle for synchronization, especially for the Fourier based method [16] , [24] , has been imposed on. Thus, it calls for an advancement of these synchronization techniques in order to enhance the entire system performance, requiring a clear identification of the pros and cons of the synchronization methods. Alternatively, a benchmarking of the most commonly-employed PLL techniques could contribute to not only an enhancement of the PLLs but also a development of new PLLs. As a result, an advanced synchronization system will ensure a more reliable control of the injected current and thus a more reliable and stable operation of the entire grid-connected inverter system.
In light of the above issues, a benchmarking of several selected PLL based synchronization methods is conducted in this paper. Firstly, the basics of the single-phase PLL system are presented in § II, including the small signal modelling and basic design considerations. Then, § III gives a description of the selected PLL synchronization methods, including the T/4 Delay PLL, the Inverse Park Transform PLL (IPT-PLL), the Enhanced PLL (EPLL), the Second Order Generalized Integrator based PLL (SOGI-PLL), and the Multi-Harmonic Decoupling Cell based PLL (MHDC-PLL). Followingly, those synchronization techniques are benchmarked in terms of accuracy, dynamic response, harmonic immunity, and etc. by experimental tests in § IV, where the grid suffers from various disturbances. A conclusion is then drawn.
II. BASICS OF SINGLE-PHASE PLL SYSTEMS
As it can be seen in Fig. 1 , the PLL system plays a key role in the entire control loop of grid-connected inverter systems. Typically, a PLL system consists of a Phase Detector (PD), a Loop Filter (LF) which is performed by a Proportional Integrator (PI) controller, and a Voltage Controlled Oscillator (VCO). Fig. 2 represents the basic block diagrams of a PLL system that is widely utilized in grid-connected applications. Accordingly, the transfer function of the PLL system G PLL (s) can be described as,
where θ is the grid voltage phase, θ is the locked grid voltage phase, k p and k i are the proportional and integral gains of the PI controller (i.e., the LF). It can be seen from (1) that the PLL system is a typical second order system [4] . Therefore, the damping ratio ξ and the undamped natural frequency ω n of (1) can be calculated by, ξ = k p 2ω n , and ω n = k i . Subsequently, the settling time of the PLL system can be approximated as,
which can be used to benchmark the transient performance of different PLL systems, and also can be taken as guidelines for tuning the LF parameters:
where ξ = √ 2/2 is typically chosen for a satisfactory and optimal damping.
In the case that the control parameters of the LF (i.e., k p and k i ) are set to be identical in different PLLs, the performance of the PLL synchronization methods will strongly rely on the configurations of the PD system. A sinusoidal multiplier is the most intuitive way to the implementation of a PD system, but it introduces double-frequency harmonics in the closed-loop system [13] , which cannot be fully eliminated by the LF (i.e., the PI controller). Therefore, the task of advancing a PLL system is shifted to improve the detection of the phase error (i.e., ε = θ −θ) using the input grid voltage v g and feedback signals (e.g., the estimated phase θ ). The following demonstrates how the PD systems are constructed in the most commonly employed single-phase PLL techniques.
III. SELECTED PLL SYNCHRONIZATION METHODS
As previously discussed, a number of single-phase PLL based synchronization methods have been developed in the literature. In this section, the most popular PLL systems are presented, including their basic design guidelines.
A. T /4 Delay PLL
An alternative phase detection can be achieved with the aid of the Park transform (αβ → dq), where a virtual system (β variable) that is in-quadrature with the grid voltage v g (α variable) is required in single-phase applications. Simply, a quarter delay of the input grid voltage is a possibility, being the T /4 Delay PLL, as it is shown in Fig. 3 , where T is the known fundamental period of the input grid voltage v g .
Specifically, on an assumption that the grid voltage is purely sinusoidal, i.e., v g (t) = V g cos(θ) = V g cos(ωt + ϕ 0 ) with ω being the grid angular frequency and ϕ 0 being the initial phase angle, applying the Park transform yields, where T p is the Park transform matrix. Eq. (4) shows that the detected phase error ε (i.e., v q /V g ) can be regulated by a PI controller so that the grid voltage phase θ is locked as θ in the steady-state. In addition, the grid voltage amplitude V g = v d and frequency f = ω /(2π) can also be obtained according to (4) and Fig. 3 , respectively. In regards to the implementation of the T/4 Delay PLL, a fixed delay of a quarter period (i.e., T/4 = 1/(4f 0 ) with f 0 being the nominal grid frequency) is normally adopted for simplicity. As a result, the dependence of the grid voltage frequency f 0 to create the virtual in-quadrature system makes the T /4 Delay PLL not very suitable for the single-phase applications, where the grid voltage is subjected to frequency variations [25] . Moreover, the background distortions will directly propagate to the LF when the input voltage is delayed for a quarter period. This becomes another big challenge to the T/4 Delay PLL.
B. Inverse Park Transform PLL (IPT-PLL)
Another possibility to detect the phase error seems to be a good one for single-phase systems, and it is based on the Inverse Park Transform (IPT, dq → αβ) [4] . Fig. 4 shows the block diagram of an IPT based PLL system (IPT-PLL). When compared to the T/4 Delay PLL, the IPT-PLL requires two additional Low Pass Filters (LPF), and thus certain harmonics in the grid voltage will not propagate to the LF, contributing to a good harmonic rejection. Thus, from the harmonic immunity point of view, the IPT-PLL is better than the T /4 Delay PLL.
According to Fig. 4 , the PD structure of the IPT-PLL system can be described by the following:
and
where T p (s) is the Laplace form of T p shown in (4), and G LPF (s) is the transfer function of the first-order LPF with ω c being the corresponding cut-off angular frequency. Then, exploiting the Euler formula and the Laplace property for the frequency shifting yields [4] ,
which indicates that the performance of the IPT-PLL system is highly dependent on the LPF, G LPF (s). A design parameter of the IPT-PLL system can then be defined as k ipt = ω c /ω . In accordance to (7), v g (s)-tov α (s) and v g (s)-to-v β (s) represent a second-order bandand low-pass filter, respectively. Consequently, the design parameter k ipt should be equal to √ 2 in order to ensure an optimal damping of the second-order filters in terms of good settling time and overshooting in the dynamics, and accordingly the cut-off frequency ω c of the LPF can be set. However, the design parameter k ipt , may need to be tuned slightly in practice when considering the entire control system (e.g., computation delay effects). Nevertheless, the IPT PD system can ensure not only a proper deriving of the in-quadrature system (v αβ ) but also a filtering of the high-order harmonics of the grid voltage (i.e., since v g (s)-to-v β (s) behaves as a second-order LPF), resulting in a good harmonic immunity, which is in coincidence with the previous discussion.
C. Enhanced PLL (EPLL)
The basic ideas of the above two PLLs fall into the establishment of in-quadrature systems, thus enabling the Park transform to detect the phase error. Using adaptive filtering techniques is another way to the phase detection, as an adaptive filter is able to adjust the parameters automatically according to the error signal and a reference (e.g., cos(θ )) [4] , [9] - [11] . The Enhanced PLL (EPLL), which was introduced in [9] , is a typical representative of adaptive filtering based PLL systems. Similar principle has also been implemented in the control of the instantaneous power of a single-phase system [10] .
Actually, the EPLL phase detection is achieved using an Adaptive Filter (AF) and a simple sinusoidal multiplier, as it is shown in Fig. 5 , so that the EPLL can enhance the performance in contrast to a sinusoidal multiplier based PLL [8] . More specifically, the AF is used to estimate the input voltage v g according to the detected phase error ε and the locked phase θ (in order to generate the filter reference cos(θ )) by minimizing an objective function, e.g., (v g −v g ) 2 /2. After a period, the frequency and phase of the EPLL will be free of oscillations [4] .
As it can be observed in Fig. 5 , the most important feature of an EPLL is that both the grid voltage amplitude V g and the phase θ of the input voltage v g can be locked. According to Fig. 5 , the estimated grid voltage amplitude V g can be expressed as,
in which μ is the control parameter and e = (v g −v g ). It is also implied in (8) that the dynamic response of the EPLL Fig. 6 . Second order generalized integrator based phase locked loop system (SOGI-PLL) [7] .
system depends on the speed of the estimation process (i.e., the dynamics of the adaptive filtering mechanism are controlled by μ). Simply linearizing (8) results in,
which represents a simple LPF with τ = 2/μ being its time constant. The settling time of the AF can then be approximated as 4τ = 8/μ [8] , [10] . Considering the delay induced by the LF, the EPLL will present slow dynamics, and thus it is not a good solution for the applications requiring fast responses.
D. Second Order Generalized Integrator PLL (SOGI-PLL)
Actually, the AF of an EPLL system is only using one adaptive weight [4] , and it will take a transient period for the error signal e to come into the zero steady-state, as it has been discussed in the last paragraph. This happens only when both the frequency and the phase of the input grid voltage v g and the estimated grid voltage v g are matched. That is to say, a zero steady-state tracking of the reference signal cos(θ ) shown in Fig. 5 is achieved by the one-weight adaptive filter.
In order to further improve the performance, a second order adaptive notch filter with two adaptive weights can be a replacement of the AF in the EPLL system, and actually in that case the second order AF will act like a "generalized sinusoidal integrator". Fig. 6 shows the block diagrams of a Second Order Generalized Integrator based PLL (SOGI-PLL) system, which inherently incorporates both the sine and cosine blocks with the feedback of the detected angular frequency ω as the AF reference [4] , [7] . Then, according to Fig. 6 , the in-quadrature system of the SOGI-PLL can be described by,
which are second-order systems with k being the control parameter of the SOGI based PD system. For the second-order systems presented in (10), the control parameter k should be equal to √ 2 so as to roughly achieve a good relationship between the settling time and the overshooting. Additionally, according to (10) , the PD system of the SOGI-PLL exhibits like a band-pass filter (i.e., v g (s)-to-v α (s)) and a low-pass filter (i.e., v g (s)-tov β (s)), respectively, which is similar to that of the IPT-PLL shown in (7) . Consequently, when the frequency of the input grid voltage v g is locked by the SOGI-PLL (i.e., ω = ω), v α and v β will be in-quadrature and also filtered, contributing to an improved phase detection associated by the Park transform. It can also be anticipated that the performance of the IPT-PLL and the SOGI-PLL will be similar if the control parameters (i.e., k ipt and k) are designed appropriately. However, as it is shown in Fig.  6 , the PD system of the SOGI-PLL has two feedback variables (ω for the in-quadrature filtering system and θ for the Park transform). Thus, the implementation of the SOGI-PLL is more complicated than the other three PLLs. However, it should be noted that, seen from the harmonic rejection capability, the SOGI-PLL system is a good candidate for single-phase applications in contrast with the other three.
E. Multi-Harmonic Decoupling Cell PLL (MHDC-PLL)
Although the SOGI-PLL system can minimizes the impacts from the grid voltage background distortions to some extent, inaccuracy may still occur in the case of a very weak grid, e.g. containing both low-and high-order harmonics [14] , [26] . In light of this issue, the MultiHarmonic Decoupling Cell PLL (MHDC-PLL) was introduced in [14] for single-phase applications. The structure of the MHDC-PLL system is depicted in Fig. 7 , which shows that the in-quadrature system v αβ is a combination of a T /4 Delay system and an IPT in-quadrature system (Figs. 3 and 4) . By this mean, the MHDC-PLL system can maintain the strength of an IPT in-quadrature system to attenuate the high-order harmonics of the input grid voltage, but it also inherits the delay effect of a T /4 Delay system that is sensitive to frequency variations. Nonetheless, the MHDC-PLL is focused on a mitigation of the harmonic impacts on the output locked phase θ and frequency f with a relatively high performance in terms of fast dynamic responses. As a result, the grid current control can be enhanced.
It can be observed in Fig. 7 that the MHDC is designed in multiple synchronous reference frames (αβ → dq h ) in order to cancel out the low-order harmonic effects, and i.e., the MHDC is using multiple Park transforms to dynamically extract the harmonics. Therefore, the rotational speed should be hω for the Park transform (i.e., θ h = hω t), where h is the harmonic order. The harmonic cancellation of the MHDC can be illustrated in details as following.
If the grid voltage v g is distorted by low-order harmonics, and thus the in-quadrature grid voltages v αβ will inevitably contain certain low-order harmonics that are not (or cannot be) filtered out by the IPT in-quadrature system. Without loss of generality, v αβ can be expressed as a summation of the fundamental component (v . Thus, by transforming v αβ in any synchronous rotating frame (i.e, dq n·sgn(n) −frame rotating with the rotational speed of n · sgn(n)ω ), an oscillation-free term will appear due to the corresponding voltage component, and several oscillation terms will appear due to the cross-coupling effect of the rest voltage components. Therefore, the MHDC system can dynamically and accurately estimate each voltage component in Fig. 7 . Multi harmonic decoupling cell based phase locked loop system (MHDC-PLL) [14] .
the corresponding dq n·sgn(n) −frame by subtracting all the existing oscillation terms as, (12) in which F (s) is the transfer function of the LPF, sgn(·) is the sign function defining the rotational direction of the harmonic component, and T nm is the Park transform matrix in the corresponding dq n·sgn(n) −frame. Furthermore, the LPF F (s), sgn(·), and T nm can be expressed as,
with ω f being its cut-off frequency,
and T nm = cos θ nm sin θ nm − sin θ nm cos θ nm (15) where θ nm = {n · sgn(n) − m · sgn(m)} · ω t. T n0 is the case when m = 0 for T nm shown in (15) . Further noted in Fig. 7 , the MHDC is using (11) and (12) once for the fundamental and once for each harmonic component in a decoupling cross-feedback network. Therefore, the MHDC enables the dynamically estimation of the fundamental voltage component (i.e.,v dq +1 that is free of any harmonic distortion). Subsequently, as it is shown in Fig. 7 , the fundamental component v q +1 can be used for an accurate synchronization. In respect to the parameter design of the MHDC system, there is only the cut-off frequency (i.e., ω f ) of the LPF F (s), but it can affect the quality factor, the oscillation damping and the dynamic response of the MHDC recursive filter. The analysis conducted in [14] reveals that a reasonable tradeoff can be achieved by setting ω f = ω 0 /3 with ω 0 being the nominal grid angular frequency as defined previously. In that case, the recursive filtering characteristic of the MHDC enables an almost-complete mitigation of the harmonic effect while maintains a fast response similar to that in the three-phase systems [26] , [27] . Additionally, the cut-off frequency ω c of the IPT system in the MHDC-PLL should be tuned according to § III.B.
It is worth mentioning that, the fast synchronization response of the MHDC-PLL is particularly desired for the proper low voltage ride-through operation of the gridconnected inverter systems [22] , while the good immunity against harmonic distortion is beneficial for the power quality of the injected current [23] , [27] , [28] . Thus, in terms of accuracy, dynamic response and harmonic immunity, the MHDC-PLL synchronization might be a good solution for single-phase systems connected to weak grids with severe harmonic distortions, but the implementation complexity of the MHDC-PLL is increased, which is one of the drawbacks. In addition, since the T/4 Delay system has been employed in the MHDC-PLL system, similar to the T /4 Delay PLL, this further weakens the frequency adaptability of the MHDC-PLL system.
IV. BENCHMARKING OF THE SELECTED PLLS (EXPERIMENTAL RESULTS)

A. Test-Rig Description
In order to benchmark the selected PLL synchronization methods, a 1-kW grid-connected single-phase inverter system has been built up referring to Fig. 1 . Instead of an LCL-filter, an LC-filter is adopted and it is connected to a grid simulator (California Instruments MX-30) through an isolation transformer. Considering the transformer leakage inductance, an equivalent LCL filter is formed, where the capacitor voltage is measured for synchronization. Since a commercial DC source was used, the outer control loop is not necessary. Instead, the current reference I * g is set in the control system by commanding the active power reference, i.e., I * g = 2P * n /V g . A Proportional Resonant (PR) controller G PR (s) with Harmonic Compensators (HC) G HC (s) is adopted as the current controller G CC (s) [1] , and it can be expressed as, (16) where k pr is the proportional control gain, k r is the resonant control gain, and k h r is the resonant control gain of the HC with h being the harmonic order. All the PLLs and the entire current control system were implemented in a dSPACE DS 1103 system. The system parameters are listed in Table I . The current controller and the LF parameters are designed as shown in Table II . For a fair comparison, the parameters of the LF (i.e., the PI controller) are the same for all the selected PLL systems as shown in Table II , while the control parameters for the PD systems as shown in Table III are designed according to the discussions in § III for an optimal performance. Fig.  8 shows the experimental system layout and the detailed current control system.
GHC(s)
B. Experimental Results
The five selected PLL candidates were tested firstly under a normal grid condition (Total Harmonic Distortion, THD vg ≈ 0.71%), and the experimental results are presented in Fig. 9 , where the frequency error Δf = f − 50
. Since the capacitor voltage is measured as the grid voltage v g for synchronization which thus contains switching frequency harmonics, it is observed in Fig. 9 that the outputs of both the T/4 Delay PLL and the EPLL consist of high-order harmonics. This indicates the poor harmonic immunity of the T /4 Delay PLL and the EPLL systems. Moreover, the T /4 Delay PLL is more sensitive to the harmonics, as its in-quadrature system is based on a quarter phase delay of the input voltage, thus inevitably inheriting the harmonics. As a result, in the case of grid-connected applications using the T /4 Delay PLL or the EPLL, a LPF may be required and should be incorporated at point "A" shown in Fig. 8(b) , which however can affect the dynamics of the entire system. In contrast, the IPT-PLL, the SOGI-PLL, and the MHDC-PLL are all good at eliminating these switching harmonics due to the presence of the low pass filters or the adaptive notch filter.
However, in the case of a very weak grid which contains not only low-order but also high-order harmonics, the PLL systems will be challenged. Fig. 10 further benchmarks the dynamic performances of the selected PLL methods when the grid voltage experiences several disturbances. The harmonic sensitivity of the T /4 Delay PLL and the EPLL is clearly verified by the results shown in Fig. 10(a) , where it also shows that the IPT-PLL and the SOGI-PLL are slightly affected by the low order harmonics of the grid voltage. In contrast, it can be observed in Fig. 10(a) that the estimated output frequency of the MHDC-PLL system is free of oscillations after a short period of transient. This means that the MHDC-PLL is significantly immune to the harmonics in the grid voltage.
Moreover, it can be observed in Figs. 9 and 10 that the performances of the IPT-PLL and the SOGI-PLL systems are quite alike, since the in-quadrature systems of both PLLs have similar filtering capability (i.e., v αβ -to-v g ) according to (7) and (10) . In addition, as it is shown in Fig.  10 (c) , the T /4 Delay PLL and the MHDC-PLL systems present poor synchronization performances in the case of grid frequency variations, which may occur especially in the micro grid systems due to an injection of a large amount of fluctuating power, e.g., PV and/or wind power. This poor frequency adaptability is because of the adoption of the delay unit with a constant duration for the inquadrature systems. Nevertheless, the two PLLs present fast dynamics. For the MHDC-PLL, the dynamics are even comparable with the IPT-PLL and the SOGI-PLL in terms of a fast response and a small overshooting, as it is verified by Fig. 10(b) and (d) . In all, the test results are in close agreement with the discussions in § III.
In addition to the above verification, a comparison between the SOGI-PLL and the MHDC-PLL has also been conducted with a programmed background distortion of the grid voltage (i.e., THD vg = 2.91%). In this case study, the HC is disabled in order to compare how the PLL synchronization will impact the injected grid current quality. The experimental results are demonstrated in Fig.  11 . It can be seen in Fig. 11 that, if the MHDC-PLL system is adopted as the synchronization, the grid current THD ig is slightly reduced in contrast to the case when the SOGI-PLL is used. Actually, when looking at the individual low-order harmonics, the same conclusion can be reached. For example, the Root Mean Square (RMS) value of the 7 th harmonic is 112 mA when the grid current is synchronized through the SOGI-PLL system, while the 7 th harmonic of 106 mA is achieved using the MHDC-PLL system. The experimental results have demonstrated that the synchronization will affect the entire control systems as mentioned in § I. It should be emphasized that efforts can be devoted to the advancement of synchronization methods in order to achieve a better current injection from the grid-connected inverter systems.
V. CONCLUSION
In this paper, a benchmarking of the most popular PLL methods (i.e., T/4 Delay PLL, EPLL, IPT-PLL, SOGI-PLL, and MHDC-PLL) for single-phase grid-connected systems has been presented. Benchmarks include the accuracy, the transient response, the harmonic immunity under grid disturbances, and the implementation complexity. As a result, the benchmarking results provide a flexibility to choose an appropriate PLL-based synchronization technique according to a specific application. For example, the SOGI-PLL is suitable for fault ride-through operations in terms of high accuracy and a fast response speed. In contrast, the MHDC-PLL also with fast dynamic responses is good for use in a weak grid that is distorted by nonlinear loads , while its performance is poor in response to grid frequency variations due to the T/4 delay mechanism. Experimental tests on a single-phase grid-connected system have supportively verified the benchmarking.
